

# Parley DAG

Start at A for Bins


Start at 1 for NIM bins & outputs

## CH A

Rule	Type	Module, Slot, name	Inputs	In	Type	Timing	Wrt Tottle	Outputs Descriptions	Type
CH01 B03	NIM Bin, Helich, Reverso	Helich, Translato, 1, Leftover, "QIT" panel	Injector QIT from Fiber Path panel	Fiber	Fiber	1 us after start		4 empty 2 empty 3 empty 4 empty 5 VME sockets 6 empty 7 Logic 4294 & CH01 B03 slot 6 input on 4 8 empty 9 empty	Fiber Fiber Fiber Fiber ecl ecl ecl LEM0 LEM0 LEM0
"	"	Hel trans, 2, "MPS"	MPS MPS from Fiber PP	Fiber	Fiber		== Tottle = Ttable	1-6 empty 7 Logic 4294 CH01 B03 slot 6 input on 2 8 Broken	Fiber X3, ecl X3 LEM0 LEM0 LEM0
"	"	Hel trans, 3, "HEL"	Hel trans Hel + from Fiber PP	Fiber	Fiber			1-6 empty 7 Helich Hel + 8 726 hel trans CH01 B03 slot 7 input on 13 9 Moller Hel + 10 Moller Hel + ? → 9 + 10 = 0x bottom panel panel input # 7 input # 14	Fiber X3, ecl X3 LEM0 LEM0 LEM0 LEM0 LEM0 LEM0 LEM0
"	"	Pair Synce, 4, "PairSynce"	PairSynce from Fiber PP	Fiber	Fiber	1 us after start		1-5 empty 6 726 hel trans CH01 B03 slot 7 ecl input on 5 7 somewhere dummys "HAPPEN" 8 726 hel trans CH01 B03 slot 7 input on 3 9 2nd Panel "SOD h 1473703" Channel II, CH01 B04 10 CH01 B06 slot 2 FER0 LEM0 → BWC on 6	Fiber X3, ecl X2 ecl LEM0 LEM0 LEM0 LEM0 LEM0 LEM0 LEM0 LEM0 LEM0

These signals should be streamlined through a set of FIFO's & the Hel + information should be uniginized & not tough any V eqipmenting NIM Modules if possible

bus really had wire in 726 outputs



delay

Purity DAD

CHA

Module #	Type	Module, slot, name	Inputs	In Type	Timing WRT Table	Outputs Destinations	Out Type	Out cable delay	Notes
CH01B03	MEM Bin, Hierarchy Reversed	Legacy 429A FIFO, 6, Legacy FIFO	1) set of 4 inputs tied together empty, Tiple over it	LEM0	empty	empty	LEM0		
"	"	"	2) set of 4 inputs, only one used, Tiple from B	LEM0	= Tsettle = Tsettle	out out 726 led trans CH01B03 slot 7 input ch 7	LEM0	2N/3	
"	"	"	"			3rd MSB signal ch5 in PP "500" to LH75B03 "ANALOG"	LEM0	15ns	I hole a sketching cable connection out -> distance length from 50 us to 5...
"	"	"	"			726 led trans CH01B03 slot 7 input ch 7	LEM0	2us	= Tsettle
"	"	"	"			output = in = Tsettle input ch 7	LEM0	~10 us	= Tsettle
"	"	"	"			output = in = Tsettle input ch 7	LEM0	~10 us	= Tsettle
"	"	"	"			"MULLER APS" signal ch6 in PP "500" to LH75B03 "ANALOG"	LEM0	too long	too long, unknown Punchdown... Wanted FIB?
"	"	"	"			CH01B06 slot 4 Quad linear FIB input ch 1	LEM0	too long	
"	"	"	"			empty	LEM0		
12	"	"	3) set of 4 inputs only one used from 429A FIB, CH01B03 SLR 12, out 3 out ch 000 = GMMZ	LEM0	120ns after Tsettle falling edge, = Value start integrate EXT gain for new	out out Both go to vgnl EXT gate directly CH01B05 PP "to" left sum detector track ch 7, sends vgnl extygnk	LEM0	~30 us	Can be optimized in + output
15	"	"	"			CH01B06 PP "to" right sum detector track	LEM0	~15 us	
16	"	"	"			CH01B06 PP "to" ch 8, sends vgnl extygnk	LEM0	~15 us	
9304	"	"	"			Both empty	LEM0		

4) QRT from CH 7 LEM0 429A FIB traffic  
 empty out  
 CH01B06 slot 4  
 Quad linear FIB input ch 2  
 LEM0 too long / wanted FIB?  
 primarily

Parity Data

CHA

Radio #	Type	Module, Slot, Name	Inputs	In type	Timing w/ Tottle	Outputs	Destinations	Type out	out at delay	notes
0	CHOLB03	NSM Bin, 726 Bus & Transceiver, Helicity	2-3, 6-8, 10-16 + grid	empty						
1	Review	"	"	empty						
2	Review	"	"	empty						
3	Review	"	"	empty						
4	Review	"	"	empty						
5	Review	"	"	empty						
6	Review	"	"	empty						
7	Review	"	"	empty						
8	Review	"	"	empty						
9	Review	"	"	empty						
10	Review	"	"	empty						
11	Review	"	"	empty						
12	Review	"	"	empty						
13	Review	"	"	empty						
14	Review	"	"	empty						
15	Review	"	"	empty						
16	Review	"	"	empty						
17	Review	"	"	empty						
18	Review	"	"	empty						
19	Review	"	"	empty						
20	Review	"	"	empty						
21	Review	"	"	empty						
22	Review	"	"	empty						
23	Review	"	"	empty						
24	Review	"	"	empty						
25	Review	"	"	empty						
26	Review	"	"	empty						
27	Review	"	"	empty						
28	Review	"	"	empty						
29	Review	"	"	empty						
30	Review	"	"	empty						
31	Review	"	"	empty						
32	Review	"	"	empty						
33	Review	"	"	empty						
34	Review	"	"	empty						
35	Review	"	"	empty						
36	Review	"	"	empty						
37	Review	"	"	empty						
38	Review	"	"	empty						
39	Review	"	"	empty						
40	Review	"	"	empty						
41	Review	"	"	empty						
42	Review	"	"	empty						
43	Review	"	"	empty						
44	Review	"	"	empty						
45	Review	"	"	empty						
46	Review	"	"	empty						
47	Review	"	"	empty						
48	Review	"	"	empty						
49	Review	"	"	empty						
50	Review	"	"	empty						
51	Review	"	"	empty						
52	Review	"	"	empty						
53	Review	"	"	empty						
54	Review	"	"	empty						
55	Review	"	"	empty						
56	Review	"	"	empty						
57	Review	"	"	empty						
58	Review	"	"	empty						
59	Review	"	"	empty						
60	Review	"	"	empty						
61	Review	"	"	empty						
62	Review	"	"	empty						
63	Review	"	"	empty						
64	Review	"	"	empty						
65	Review	"	"	empty						
66	Review	"	"	empty						
67	Review	"	"	empty						
68	Review	"	"	empty						
69	Review	"	"	empty						
70	Review	"	"	empty						
71	Review	"	"	empty						
72	Review	"	"	empty						
73	Review	"	"	empty						
74	Review	"	"	empty						
75	Review	"	"	empty						
76	Review	"	"	empty						
77	Review	"	"	empty						
78	Review	"	"	empty						
79	Review	"	"	empty						
80	Review	"	"	empty						
81	Review	"	"	empty						
82	Review	"	"	empty						
83	Review	"	"	empty						
84	Review	"	"	empty						
85	Review	"	"	empty						
86	Review	"	"	empty						
87	Review	"	"	empty						
88	Review	"	"	empty						
89	Review	"	"	empty						
90	Review	"	"	empty						
91	Review	"	"	empty						
92	Review	"	"	empty						
93	Review	"	"	empty						
94	Review	"	"	empty						
95	Review	"	"	empty						
96	Review	"	"	empty						
97	Review	"	"	empty						
98	Review	"	"	empty						
99	Review	"	"	empty						
100	Review	"	"	empty						

(2) Hel + from CHOLB03 slot 11 429A 4th set of FIFO

VME Flexio input 7 | ECL | ~4ns | could be used: probably worse source.

Being single out put LEMO to unknown destination VME Flexio input 8 | ECL | ~4ns | needed?

where is it? what is it?

MPS or MPS? needed.

needs the Ip.

For speed/depth testing

needs loop

Completion

Source of Error Needs improvement

Such Month MPS source



CH A

CH #	type	Module, Slot, Name	Inputs	In Type	Timing w/ T settle	Output destinations	Type out	out cable delay	note
1	CH01 BUZ	ARM Bin	ARMY 622 quad wire, 1A) "or" words, in 4 only = Tsettle (3)	LEMO	= Tsettle	ARM Bin upper slot 8	LEMO	~ 8us	why?
2	" "	" "	" "	" "	" "	ARM Bin upper slot 8	LEMO	~ 8us	why?
3	" "	" "	" "	" "	" "	ARM Bin upper slot 8	LEMO	~ 8us	why?
4	" "	" "	" "	" "	" "	ARM Bin upper slot 8	LEMO	~ 8us	why?

5	" "	" "	" "	" "	" "	ARM Bin upper slot 8	LEMO	~ 8us	why?
6	" "	" "	" "	" "	" "	ARM Bin upper slot 8	LEMO	~ 8us	why?
7	" "	" "	" "	" "	" "	ARM Bin upper slot 8	LEMO	~ 8us	why?
8	" "	" "	" "	" "	" "	ARM Bin upper slot 8	LEMO	~ 8us	why?
9	" "	" "	" "	" "	" "	ARM Bin upper slot 8	LEMO	~ 8us	why?

10	" "	" "	" "	" "	" "	ARM Bin upper slot 8	LEMO	~ 8us	why?
11	" "	" "	" "	" "	" "	ARM Bin upper slot 8	LEMO	~ 8us	why?
12	" "	" "	" "	" "	" "	ARM Bin upper slot 8	LEMO	~ 8us	why?
13	" "	" "	" "	" "	" "	ARM Bin upper slot 8	LEMO	~ 8us	why?
14	" "	" "	" "	" "	" "	ARM Bin upper slot 8	LEMO	~ 8us	why?

15	" "	" "	" "	" "	" "	ARM Bin upper slot 8	LEMO	~ 8us	why?
16	" "	" "	" "	" "	" "	ARM Bin upper slot 8	LEMO	~ 8us	why?
17	" "	" "	" "	" "	" "	ARM Bin upper slot 8	LEMO	~ 8us	why?
18	" "	" "	" "	" "	" "	ARM Bin upper slot 8	LEMO	~ 8us	why?
19	" "	" "	" "	" "	" "	ARM Bin upper slot 8	LEMO	~ 8us	why?

20	" "	" "	" "	" "	" "	ARM Bin upper slot 8	LEMO	~ 8us	why?
21	" "	" "	" "	" "	" "	ARM Bin upper slot 8	LEMO	~ 8us	why?
22	" "	" "	" "	" "	" "	ARM Bin upper slot 8	LEMO	~ 8us	why?
23	" "	" "	" "	" "	" "	ARM Bin upper slot 8	LEMO	~ 8us	why?
24	" "	" "	" "	" "	" "	ARM Bin upper slot 8	LEMO	~ 8us	why?

25	" "	" "	" "	" "	" "	ARM Bin upper slot 8	LEMO	~ 8us	why?
26	" "	" "	" "	" "	" "	ARM Bin upper slot 8	LEMO	~ 8us	why?
27	" "	" "	" "	" "	" "	ARM Bin upper slot 8	LEMO	~ 8us	why?
28	" "	" "	" "	" "	" "	ARM Bin upper slot 8	LEMO	~ 8us	why?
29	" "	" "	" "	" "	" "	ARM Bin upper slot 8	LEMO	~ 8us	why?

30	" "	" "	" "	" "	" "	ARM Bin upper slot 8	LEMO	~ 8us	why?
31	" "	" "	" "	" "	" "	ARM Bin upper slot 8	LEMO	~ 8us	why?
32	" "	" "	" "	" "	" "	ARM Bin upper slot 8	LEMO	~ 8us	why?
33	" "	" "	" "	" "	" "	ARM Bin upper slot 8	LEMO	~ 8us	why?
34	" "	" "	" "	" "	" "	ARM Bin upper slot 8	LEMO	~ 8us	why?

35	" "	" "	" "	" "	" "	ARM Bin upper slot 8	LEMO	~ 8us	why?
36	" "	" "	" "	" "	" "	ARM Bin upper slot 8	LEMO	~ 8us	why?
37	" "	" "	" "	" "	" "	ARM Bin upper slot 8	LEMO	~ 8us	why?
38	" "	" "	" "	" "	" "	ARM Bin upper slot 8	LEMO	~ 8us	why?
39	" "	" "	" "	" "	" "	ARM Bin upper slot 8	LEMO	~ 8us	why?

40	" "	" "	" "	" "	" "	ARM Bin upper slot 8	LEMO	~ 8us	why?
41	" "	" "	" "	" "	" "	ARM Bin upper slot 8	LEMO	~ 8us	why?
42	" "	" "	" "	" "	" "	ARM Bin upper slot 8	LEMO	~ 8us	why?
43	" "	" "	" "	" "	" "	ARM Bin upper slot 8	LEMO	~ 8us	why?
44	" "	" "	" "	" "	" "	ARM Bin upper slot 8	LEMO	~ 8us	why?

45	" "	" "	" "	" "	" "	ARM Bin upper slot 8	LEMO	~ 8us	why?
46	" "	" "	" "	" "	" "	ARM Bin upper slot 8	LEMO	~ 8us	why?
47	" "	" "	" "	" "	" "	ARM Bin upper slot 8	LEMO	~ 8us	why?
48	" "	" "	" "	" "	" "	ARM Bin upper slot 8	LEMO	~ 8us	why?
49	" "	" "	" "	" "	" "	ARM Bin upper slot 8	LEMO	~ 8us	why?

50	" "	" "	" "	" "	" "	ARM Bin upper slot 8	LEMO	~ 8us	why?
51	" "	" "	" "	" "	" "	ARM Bin upper slot 8	LEMO	~ 8us	why?
52	" "	" "	" "	" "	" "	ARM Bin upper slot 8	LEMO	~ 8us	why?
53	" "	" "	" "	" "	" "	ARM Bin upper slot 8	LEMO	~ 8us	why?
54	" "	" "	" "	" "	" "	ARM Bin upper slot 8	LEMO	~ 8us	why?

Output destinations  
 - CH01 BUZ → ARM Bin upper slot 8  
 - Tsettle input ch 1  
 - same module in slot 4  
 - Tsettle  
 - ~~to upper ARM Bin slots~~  
 - CH A output WIM  
 - to LHR5 PP ch 1  
 - to upper ARM Bin slot 2  
 - 726 End trans input 3  
 - to RHR5 PP ch 5  
 - to upper ARM Bin slot 6  
 - CH2 output NEM  
 - to LHR5 PP ch 2  
 - longer NEM bin slot 2  
 - 726 End trans input 2  
 - to RHR5 PP ch 12

to upper ARM Bin slot 7,  
 794 gate generator in slot 4, input trigger  
 Flat cable sends to  
 chs 12-32 of ISSBOX WAVE inputs  
 Flat cable ~ 6us  
 Read... could be improved  
 need's ARM Bin or floor trans.  
 12us  
 2us  
 15us  
 3us  
 12us  
 3us  
 12us  
 3us  
 12us

to upper ARM Bin slot 7,  
 794 gate generator in slot 4, input trigger  
 Flat cable sends to  
 chs 12-32 of ISSBOX WAVE inputs  
 Flat cable ~ 6us  
 Read... could be improved  
 need's ARM Bin or floor trans.  
 12us  
 2us  
 15us  
 3us  
 12us  
 3us  
 12us  
 3us  
 12us

to upper ARM Bin slot 7,  
 794 gate generator in slot 4, input trigger  
 Flat cable sends to  
 chs 12-32 of ISSBOX WAVE inputs  
 Flat cable ~ 6us  
 Read... could be improved  
 need's ARM Bin or floor trans.  
 12us  
 2us  
 15us  
 3us  
 12us  
 3us  
 12us  
 3us  
 12us

to upper ARM Bin slot 7,  
 794 gate generator in slot 4, input trigger  
 Flat cable sends to  
 chs 12-32 of ISSBOX WAVE inputs  
 Flat cable ~ 6us  
 Read... could be improved  
 need's ARM Bin or floor trans.  
 12us  
 2us  
 15us  
 3us  
 12us  
 3us  
 12us  
 3us  
 12us

cktA	Type	Module, slot, Name	Inputs	In type	Timing wrt Tsettle	output	Destinations	Type out	out cable delay	Notes
0	Router									
F1	CU01002	ARM Bin upper	756 quad logic unit F3	(1) a) "F1" (S1, E)	Low	Height variable E2	PI in, after veto	Low	5 ns	(comes from)
F2 veto			(1) veto gate of slot 7, 794	Low	50 ns after Tsettle		PI in, after veto	Low		
T2			(2) a) "F1" (S1, E)	Low	Height variable 12		PI in, after veto	Low	1 ns	(comes from)
T2 veto			(2) veto gate of slot 7, 794	Low	1275 ns after Tsettle			Low		
T3, 2			(3) a) "BMW MS" 794	Low			S4 in	Low	2 ns	
T3, 2 veto			(3) b) "BMW veto gate"	Low			"BMW veto" to 794 input 4	Low	2 ns	"resets"
T4	empty									
U1			740 quad bin FIFO	gate output of 794 out set 4	Low		dead end			
U2				gate output	Tsettle from (F1)	Low	= Tsettle			goes down to depths
U3				empty						
V			homemade Fibers from bins, S1, S2, S3	F1, F2 from (F1, F2)	Low	VZF synch test	needs to be ARM → Fibers from	Want Fibers		need module
W2			794 quad gate system	(1) Triq in) (K3) Tsettle + 3	Low	4 ns after Tsettle	Gate signal is the "delayed" option for comparison maps	Low	long	(delay? veto better?)
				(2) delay) veto variable	Low	? empty signal?	same "	Low	"	
				(2) Triq in) (W3 gate output)	Low	60 ns after	Gate → F2 veto	Low	3 ns	F2 veto
				(2) delay) (T3, E input)	Low		Gate → F1 veto	Low	3 ns	F1 veto
				(3) Triq in) Tsettle (veto out)	Low	= Tsettle		Low	5 ns	(same of gate)
W4				(4) Triq in) Tsettle (X out)	Low		gate → (T3, E b)	Low	3 ns	(BMW)
				(4) veto) (T3, 2)	Low		gate → veto out (W1)	Low	3 ns	
X1			homemade unit - at bus, 8	(1) Tsettle (O2)	Low	= Tsettle	"BMW veto"	Low	2.5 ns	(BMW)
X1 veto				(1) veto) (F1) Fibers out "A"	Low			Low		why Fibers out?
X2				(1) veto) (F1) Fibers out "A"	Low		T3 "T E 1"	Low		why T3 gets?
X2 veto				(1) veto) (F1) Fibers out "A"	Low			Low		

1 Parity DAA  
C+A

ID	Rate #	Type	Module, Slot, Name	I inputs	I in type	Timing	wr settle	output destinations	Type out	out cable delay	notes
Y <sub>2</sub>	CH03B02	mem fin	4616 Mem-ctrl Trans, 5	1, 2, 3, 4	unknown	?	?	?	?	?	?
		bus						From slot 10 G2315 distributor			

Y <sub>6</sub>	"	"	6233 Octal driver 10	2, 3, 4, 5, 6	unknown	?	?	?	?	?	?
								from below			

E <sub>1</sub>	Paul	MEM Fin	759 FIFO, 2	D10	Parity	bus	1.5 μs settle	out 1 → to RHRs NP ch 7	bus	1.5 μs	why...?
	CH03G06	Bus						out 2 → to LHRs NP ch 9			

E <sub>2</sub>	"	"	740 Quad FIFO, 4	P5	in 4 T stable	bus	2 μs settle	out 1 → to LHRs NP ch 6	bus	2 μs	not in use? LHRs only
								out 2 → to LHRs → dead end			

E <sub>3</sub>	"	"	"	P1	out from 6	bus	1.5 μs settle	out 1 → to RHRs NP ch 5	bus	1.5 μs	not in use?
								out 2 → to LHRs NP ch 5			

IME <sub>1</sub>	CH03B03	VME	TI Board, 2	"In 0"	Haptb	VME out	1.50 μs before settle	TI Board logic?			Try in, strange
IME <sub>2</sub>	"	"	"	"out 0"	TI Board logic?	50 μs after, 125 μs long	code running early?	SIS3801 in #18 (indicator)	bus	1.5 μs	

IME <sub>3</sub>	"	"	"	"out 6"	TI Board logic?	in 4 side	?	in 7 of X7 ecd	bus	1.5 μs	BMW not in use
IME <sub>4</sub>	"	"	"	"out 7"	TI Board logic?	12 μs after, bus		in 4 of CH03B02 slot 7 and	bus	1.5 μs	lead end, not in use

VME <sub>1</sub>	"	"	"	"out VME1"	Haptb logic	?	?	VME TI	bus	1.5 μs	Try in TC stands under
								"VME1" "VME2" "VME3"			

VME <sub>2</sub>	"	"	"	Haptb	"	?	?	"GMV2"	bus	1.5 μs	ABC eat g arte
								to all and gets			

VME <sub>5</sub>	"	"	"	SIS3801, 4	control in 1, VME = Tsettle	1.5 μs before settle	?	logic	bus	1.5 μs	needed, can improve timing?
VME <sub>2</sub>	"	"	"	"	control in 4, VME = Tsettle	1.5 μs before settle	?	logic	bus	1.5 μs	Can improve?

VME <sub>2</sub>	"	"	"	"	control in 4, VME = Tsettle	1.5 μs before settle	?	logic	bus	1.5 μs	?
VME <sub>2</sub>	"	"	"	"	control in 4, VME = Tsettle	1.5 μs before settle	?	logic	bus	1.5 μs	?

VME <sub>15</sub>	"	"	"	"	control in 4, VME = Tsettle	1.5 μs before settle	?	logic	bus	1.5 μs	?
VME <sub>15</sub>	"	"	"	"	control in 4, VME = Tsettle	1.5 μs before settle	?	logic	bus	1.5 μs	?

VME <sub>16</sub>	"	"	"	"	control in 4, VME = Tsettle	1.5 μs before settle	?	logic	bus	1.5 μs	?
VME <sub>16</sub>	"	"	"	"	control in 4, VME = Tsettle	1.5 μs before settle	?	logic	bus	1.5 μs	?

VME <sub>17</sub>	"	"	"	"	control in 4, VME = Tsettle	1.5 μs before settle	?	logic	bus	1.5 μs	?
VME <sub>17</sub>	"	"	"	"	control in 4, VME = Tsettle	1.5 μs before settle	?	logic	bus	1.5 μs	?

Testing for sligged events + dead time  
code → can improve

Can improve?

BPM 8xm is missing

- I found its cable near 12 xm intended spot

- Test send V2F "for" through 8xm signal cable

↳ Compn found it in 135V by adding 500 terminators + checking with multimeter

↳ I+ was actually BPM 12 the whole time

### Compton Patch Panel

Compton Description	Vista's PP source	Signal	Type
1	1	PMT	Signal to read
2	18	Hel	3.2 volts TTL out of 6x T26802 was "Hel"
4	19	MPS	1.6 volts "MIM" out of 429A → 726 → 429A "Tstable"
5	17	BCM	V2F out from BCM
3	2	Empty	—



1  
New Plan, use efficient logic FIFO's to send copies of Tstable, Tsettle, Vgmk gate, scalar LNE, FLEXIO LNE, + hel: rfb around

### New Signals

- Narrow Gate for Vgmk gate at Tstable stage → XG for CH ADCs + XZ for HRS p.p.s → New 794 gate gen3 150ms long at Tstable "gate"
- Narrow Gate during Tsettle for SIS3801 latch → 2x for potential double in CH + XZ for HRS p.p.s → New 794 gate gen3 100ms at 150ms after Tsettle
- Narrow Gate after Tstable + after FLEXIO interval read for FLEXIO latch → XL for CH FLEXIO + XE for BMW read + XZ for HRS p.p.s

Accounting what is currently needed and needs replicating

• Hel + : Moller Hel + p.p., Moller "3rd" Hel + p.p., Compton TLE Hel +, unknown basement Hel +, ECL FLEXIO Hel + in CH (avoid sending to the HRS)

↳ These all fit in the fiber translator's outputs now

4/19/2019 → Decabled Hel + in NIM Bin + all come from fiber translator <sup>got now</sup> → Took care to keep same polarity in all signals, including ECL cable, though it will need verification later

• Pair-syne : Unknown Downstairs, P.P. "50D to 1475303", FLEXIO ECL, "Haynes" downstairs, (2x default HRS p.p.)

• QRT : One copy needed for Moller retransmitter (currently taking QRT), other copy is 2x default HRS p.p. which should turn into DTR LNE's

• MRS : I moved all Tstable + Tsettle to New 757 logic FIFO

• Vgmk Gate : I made a 10ms long == Tstable gate and put it into bottom half of 757 FIFO

Unplugged Hel's + FLEXIO got polarity swapped, so debugging

/ - Run 1588 - Decal'd decade correctly → works

/ - Run 1589 - Re wire hel (flipped) → fail

/ - Run 1590 - Re wire hel + QRT → fail  
unskip ~ flip (it is inserted at fiber source...)

- Run 1591 - unflip QRT, push 3 signals input channel higher → definitely wrong

/ - Run 1592 - flip pair-syne, nope → works

/ - Run 1593 - unflip pair-syne, swap cables → QRT bit 1, hel bit 5, pair-syne bit 9 → works, clear

/ - Run 1594 → Plexio line = Tsettle now → works

/ - Run 1596 - LNE = 150ms → Tstable again, hel wrap skip 1 → skip 2

Fixed → reanalyze backwards

→ 1597 - ORax all - Decal'd Transm. man. / AMR vs 1...

TO DO: update call to veto vgw's whenever had data gets cleared (like in) with Paul

- ✓ 1) Add vgw veto to path of vgw gate signal
- ✓ 2) Update flexio helicity obtaining to be like injector
- ✓ 3) Verify BMW scalers work, move to flexio maybe

- e) Send new flexio LVE + SIS3804 LVE to HRSS
  - ↳ Make sure Tsettle + Tstable both present
  - ↳ BS veto
  - ↳ High LVE

Add veto: added 0POT bit 7 of 8 from TIR as veto in vgw logic chain

- ↳ Now event 1+2 with gwk data are both empty
- ↳ Previously 1 was holdover + 2 was empty...
- ↳ works, needs data-clear improvement as in 'ing'

verify regular scalers: Problem → accidentally sent Tstable as veto instead of Tsettle, fixed now

- ↳ New Run 1600 CH → works
- ↳ New Run 1601 All → started messed up HRSS scalers... too long, edited LVE on both
- ↳ Run 1602 → Post fix HRSS's, still bugged + increased F1 gate to 500ms from 120ms

↳ Run 1603/4 Fix HRSS  
 ↳ Run 1605 → ~~Fix~~ LHRSS <sup>Problem still</sup> Tsettle previously, now sending Tstable → add logical Tstable in both now

↳ also note that I changed F1 to be inside veto now for purity!  
 - Run 1606 → simpler LHRSS Tsettle  
 ↳ note I broke LHRSS logic module...  
 ↳ swappe... go check cable  
 - Run 1607 → dry again... said, stable

To DO:

- Update ORL <sup>ⓐ</sup> for general clear data
- Update flexio helicity decoding <sup>ⓑ</sup>
- Fix BMW scalers → flexio <sup>ⓓ</sup>
- Send new FLEXIO LVE through P.P. <sup>ⓐ</sup>
- Verify all signals OK, compare event setup to prev. setup, + make perfect map/diagram
- Replace LHRSS scalers with spare + verify timings w/ scope
- Add Tsettle LVE for TI standalone mode everywhere (including CH + check injector)

Summary of new PAQ

F<sub>2</sub>, F<sub>4</sub>, C7 Lamin 111 ✓

- Made new gates for SIS3601 LWE = 10µs after T settle, 400 ns long, goes to both HRS, LHRs scaler bodies... *Provision?*
- Made new gate for FLEXIO LWE = 150µs after T stable, 100 ns long, only goes to CH, HCR decodes, need P.P. for 41
- Made new gate for VgM LWE/Ext gate = T stable + 50 ns from gate generator, lasts 800 ns long, vetoed on TIR 6.9.7  
↳ veto needs CRL improvement  
"gates off"
- Moved all scaler inputs to top Right NIM bin, segmented out V.F. to BNC & other signals & added new map to generators All
- Cleaned up P.P. cables to avoid tripping, but new "T settle" labels are out of date (now I send T stable)  
+ Labels need to be made