



Helicity Control Board



Tsettle varies, in Beam Syn mode, Part Phase 0, 1, 2 Tsettle are exactly (X Hz) - Tsettle but Part Phase 3 Tsettle last until the next Beam Syn pulse begins backwards, IN free clock mode Tsettle is exactly the same each time, set by user

Some hel 5 menu

120, 240, free clock

Tsettle, Tstake



delay number,

Pattern type

②

VQWV ADC

when 1.5 signal/period




input: "VALD gate" to EXT GATE from CH Lower Left NIM crate slot 5 region 3 out 1-6 region 4 out 3-4

$8333.33 \mu s \approx (120 \text{ Hz})^{-1}$
 $- 8192 \mu s = 141.33$
 For $90 \mu s$ Tsettle
 we get $51.33 \mu s$
 via integrated baseline
 (catches VQWV sync jitter)

① SIS3801 scaler, slot 5, slot 49

8 control inputs
 1 - LNE = 100 us long pulse 10 after Tstable
 4 - VETO = !GMN2 || !Tstable
 For all, not slot 14 CH low Tstable vets

32 data inputs
 ↳ integrate # pulses while veto is false



Get Allice's files
 // see handbook
 Jimmy King

SIS3801 scaler slot 5 CH, (Tr, HRS) *different cables, same timing*

control input 2 (LNE): from CH lower left NIM crate 429A slot 11, region 1, out 3

control input 4 (VETO): GMN2 || Tstable from CH lower left NIM crate 429A slot 10, region 4, out 3

~ 3801 scaler slot 11 CH

~ put 2 (LNE): from CH lower left NIM crate 429A slot 11, region 1, out 4


~ VETO: from CH lower left NIM crate 757 slot 5, region 3, out 8




⑥ System
 Sync Scales Timing Diagram

12 bit DAC from HAD7 → random voltage
 ↳ VZF ch 16 → random f_r
 ↳ VZF # 5 in VFTU "P_r"
 Night 25 in bin 00 ch 10
 ↳ white-black trigger
 to sync, flat 8
 726 voltage input in # 1


f_r gets put into gate generators
 to be gated on/off → f_1, f_2

f_r = Constantly "True" Series of ~125 ns long pulses




f_1, f_2 20 ns
 pulses elongated
 to 200 ns for
 injector transmission
 quality

②



Outputs

- QRT
 - ECL 1) empty
 - ECL 2) Twisted pair Differential ECL Pink-gray to FLEXIO-5
 - ECL 3) empty
 - LEMO 4) Dead
 - LEMO 5) empty
 - LEMO 6) QRT to Moller, P.P. 50ohm to 1H75B03, ch # 15
 - LEMO 7) empty

- MPS
 - ECL 1, 2, 3) empty
 - LEMO 4) slot 5, 757, input ch # 1, Tstable, for HAPT0 try in (Timing CH)
 - LEMO 5) "MPS to computer", P.P. 50 ohm to 1H75B03, ch # 18
 - LEMO 6) Twisted to slot 5, 757, input region # 3, Twisted, for all use
 - LEMO 7) Twisted to APC ch 5-0 for timing clock

- Hel
 - ECL 1) Tw/pair DECL blue-white to FLEXIO-6
 - ECL 2, 3) Empty
 - LEMO 4) Hel to Moller, P.P. 50ohm to 1H75B03 ch # 14
 - " 5) Hel to underground? Moller?
 - " 6) Hel "3rd Hel" to Moller probably?
 - " 7) Hel to Compton

- Pair Sync
 - ECL 1) Twisted pair differential ECL red/black to FLEXIO-7
 - " 2, 3) Empty
 - LEMO 4) "HAPPY", sends pairsync underground?
 - " 5) ?? goes above
 - 6) Pairsync to upper P.P. ch 50ohm to 1H75B03 ch # 12