|
|
| Line 1: |
Line 1: |
| − | Back to [[Main_Page|Main Page]] >> [[DAQ_Doc_Portal|DAQ Documentation Portal]] >> [[DAQ_Testing|DAQ Testing]] >> [[DAQ_Commissioning_Notes|DAQ Commissioning Notes]]
| |
| | | | |
| − | [[DAQ_Testing/20180910|Previous Day of Testing]] << >> [[DAQ_Testing/20181102|Next Day of Testing]]
| |
| − |
| |
| − | July 28th, 2018
| |
| − | Testers: Cameron, Ye Tian, and Bob
| |
| − |
| |
| − | See [[DAQ_Meeting/20181101|Today's Meeting Notes]]
| |
| − |
| |
| − | == Goals ==
| |
| − | *Test QWeak ADCs in Counting House Parity DAQ to verify that the Control.db updates by Bob are working and PAN (~apar/bpan18/pan)
| |
| − |
| |
| − | == Testing channel mapping and PAN ADC arithmetic ==
| |
| − |
| |
| − | For notes on 12 and 16 bit DAC calibration see [https://prex.jlab.org/wiki/index.php/DAQ_Testing/20180728 July 28th DAQ Testing Notes].
| |
| − |
| |
| − | To use the DACs:
| |
| − | * Log into the Counting House ROC with telnet over acons1 console server (see [[DAQ_Network_Map|Network Map]])
| |
| − | * Set the DAC output level with the C code command '''setDACHAPTB(DAC#,Level#)'''
| |
| − | * Read the DAC output level with a voltmeter (as a check of functionality)
| |
| − | ** DAC# 1 = 12bit, 2 = 16 bit
| |
| − | ** 12 Bit DAC Level#, positive voltages for values that range within Level ⊂ [0, 2^12 - 1 = 4095] modularly
| |
| − | ** 16 Bit DAC Level#, negative to positive voltages for values that range within Level ⊂ [0, 2^16 - 1 = 65535] modularly
| |
| − |
| |
| − | * Test channel vqwk3_5 == bcmcav2r (Cameron suspects this QWeak ADC has substantial non-linearities)
| |
| − | ** CODA Run 4533
| |
| − | *** Events 0-700 -> DAC(2,0)
| |
| − | *** Events 700-2000 -> DAC(2,10000)
| |
| − | *** Events 2000-3500 -> DAC(2,20000)
| |
| − | *** Events 3500-5000 -> DAC(2,40000)
| |
| − | *** Events 5000-9000 -> DAC(2,60000)
| |
| − | ** Running bpan18 and "R->Draw("bcmcav2r:ev_num")" or "R->Draw("vqwk3_5:ev_num")" both show the same results (and appear to have a linear ADC response - ramp DAC function should be used)
| |
| − | ** Coda run 4534
| |
| − | *** Events 0-1000 -> Whatever hardware signal was plugged in
| |
| − | *** Events 1000-5000 -> DAC(2,ramping)
| |
| − | * Test all Cavity BPM channels
| |
| − | ** CODA Run 4535 - Ramp_CH configuration running 16 bit DAC ramp function (~1000 events per cycle, 2 cycles per channel)
| |
| − | *** Events 0-2000 -> Channel BPM B X -> vqwk3_0 - raw good, and bpmcav1xr - control.db error, fixed
| |
| − | *** Events 2000-4000 -> Channel BPM B Y -> vqwk3_1 - raw good, and bpmcav1yr - control.db error, fixed
| |
| − | *** Events 4000-6000 -> Channel BPM B Q -> vqwk3_2 - raw good, and bpmcav1r - control.db error, fixed
| |
| − | *** Events 6000-8000 -> Channel ??????? -> vqwk3_3 - raw good, and was wrongly mapped to bpmcav2xr, fixed
| |
| − | *** Events 8000-10000 -> Channel BPM C X -> vqwk3_4 - raw good, and bcmcav2xr - control.db error, fixed
| |
| − | *** Events 10000-12000 -> Channel BPM C Y -> vqwk3_5 - raw good, and bpmcav2yr - control.db error, fixed
| |
| − | *** Events 12000-14000 -> Channel BPM C Q -> vqwk3_6 - raw good, and bcmcav2r - control.db error, fixed
| |
| − | *** Events 14000-16000 -> Channel ??????? -> vqwk3_7 - raw good
| |
| − | ** CODA Run 4536 - Ramp_CH configuration running 16 bit DAC ramp function (~1000 events per cycle, 2 cycles per channel)
| |
| − | *** Events 0-2000 -> Channel BPM B X -> vqwk3_0 - raw good, and bpmcav1xr -
| |
| − | *** Events 2000-4000 -> Channel BPM B Y -> vqwk3_1 - raw good, and bpmcav1yr - good
| |
| − | *** Events 4000-6000 -> Channel BPM B Q -> vqwk3_2 - raw good, and bcmcav1r - good
| |
| − | *** Events 6000-8000 -> Channel ??????? -> vqwk3_3 - raw good,
| |
| − | *** Events 8000-10000 -> Channel BPM C X -> vqwk3_4 - raw good, and bpmcav2xr - good
| |
| − | *** Events 10000-12000 -> Channel BPM C Y -> vqwk3_5 - raw good, and bpmcav2yr - good
| |
| − | *** Events 12000-14000 -> Channel BPM C Q -> vqwk3_6 - raw good, and bcmcav2r - good
| |
| − | *** Events 14000-16000 -> Channel ??????? -> vqwk3_7 - raw good
| |
| − | ** CODA Run 4537 - Ramp_CH configuration running 16 bit DAC ramp function (~1000 events per cycle, 2 cycles per channel)
| |
| − | *** Events 0-2800 -> Channel BPM D X -> vqwk4_0 - worked, good raw and named
| |
| − | *** Events 2800-4500 -> Channel BPM D Y -> vqwk4_1 - worked, good raw and named
| |
| − | *** Events 4500-6500 -> Channel BPM D Q -> vqwk4_2 - worked, good raw and named
| |
| − | *** See plots of [[:media:Cavity_BMPC_R.pdf|raw]] and [[:media:Cavity_BMPC_vqwk4_2_bcmcav3r.pdf|named]] vs. event number, and [[:media:Cavity_BMPC_Rcor.pdf|correlation between the two]].
| |
| − | ** CODA Run 4538
| |
| − | *** Events 0-2000 -> Channel ??????? -> vqwk4_3 -
| |
| − | *** Events 0-2000 -> Channel BPM D Q -> vqwk4_4 -
| |
| − | *** Events 0-2000 -> Channel BPM D Q -> vqwk4_5 -
| |
| − | *** Events 0-2000 -> Channel BPM D Q -> vqwk4_6 -
| |
| − | *** Events 0-2000 -> Channel BPM D Q -> vqwk4_7 -
| |
| − |
| |
| − | [[Category:DAQ_Testing]]
| |
