Difference between revisions of "TEDf-VQWK-Testing"

From PREX Wiki
Jump to: navigation, search
Line 34: Line 34:
 
** I removed the board and marked it as dead
 
** I removed the board and marked it as dead
 
* Run 1663 - test ADC 33 - ISU backup board
 
* Run 1663 - test ADC 33 - ISU backup board
** Bad
+
** [[:media:|Plots]]
 +
** All but channel 6 are bad
 +
** No error code - just bad channel responses
 
* Run 1664 - ADC 31 - bad
 
* Run 1664 - ADC 31 - bad
 +
** [[:media:|Plots]]
 +
** There are read errors for 1/3 events or so
 +
** All channels have crazy noise and no response to input voltage
 +
** Read errors get worse when plugging a signal into a channel
 +
** Some channels show differing response to input... characterizing problems will be a bit hard, so assume normal input stage problems? Or wiring to the later stages is bad across all channels?
 
* Run 1665 - ADC 31 - bad
 
* Run 1665 - ADC 31 - bad
 
** [[:media:1665-Plots-ADC-31-Bad.pdf|Plots]]
 
** [[:media:1665-Plots-ADC-31-Bad.pdf|Plots]]
 +
** Same ADC, same issues, rebooting VME crate didn't help
 +
** All 8 channels are bad, but some appear to have effects on their neighbors?
 +
* Run 1666 - ADC 3 - a repaired board, previously tested in run 4642 in CH crate in November
 +
** [[:media:4542-Plots-ADC-3-OLD-Bad.pdf|Plots - old bad]]
 +
** [[:media:1666-Plots-ADC-3-NEW-Good-abridged.pdf|Plots - new fixed, abridged plots]]
 +
** [[:media:1666-Plots-ADC-3-NEW-Good.pdf|Plots - new fixed]]
  
 
[[Category:DAQ_Testing]]
 
[[Category:DAQ_Testing]]

Revision as of 16:10, 15 February 2019

Back to Main Page >> DAQ Documentation Portal >> DAQ Testing

We will log bad boards and upload plots and descriptions of problems to: https://misportal.jlab.org/mis/apps/peer/submit.cfm

  • Run 1654 - testing a board to replace CH "vqwk1" "bad" board
    • Plots
    • It works, this board can be used - has label on top "MDBKG"
    • This board is then used to replace the board in CH "vqwk1" and Tao has taken data to establish pedestals
    • HAPLOG 3619 describes BPM 8 test with new ADC in CH crate
    • run 1233 and 1234 were used to test (run 1233 had address conflict, so ignore)
  • Run 1655 - A board that was laying around, board 26
  • Run 1656 - testing original CH "vqwk1" "bad" board (top 4 channels are bad, ch's 4-7).
    • Plots
    • Top 4 channels are bad, as seen in CH crate data
  • Run 1657 - test ADC 15, the one with the strangely wired and tied on Op Amp
  • Run 1658 - test ADC 37 - ISU board that has recently had new channels go bad on it
    • Plots
    • Bad channels 2, 3, 4
    • Channels 2 and 4 are highly non-linear, basically flat lines offset from pedestal
    • Channel 3 works only in positive voltage range
    • No Japan error codes are reported
  • Run 1659 - test ADC 32 - used wrong HW address, no ACC light blinking and many VQWK read errors on telnet session
  • Run 1660-1662 - test ADC 32 - corrected HW address (needs to be 0x8400)
  • Run 1663 - test ADC 33 - ISU backup board
    • [[:media:|Plots]]
    • All but channel 6 are bad
    • No error code - just bad channel responses
  • Run 1664 - ADC 31 - bad
    • [[:media:|Plots]]
    • There are read errors for 1/3 events or so
    • All channels have crazy noise and no response to input voltage
    • Read errors get worse when plugging a signal into a channel
    • Some channels show differing response to input... characterizing problems will be a bit hard, so assume normal input stage problems? Or wiring to the later stages is bad across all channels?
  • Run 1665 - ADC 31 - bad
    • Plots
    • Same ADC, same issues, rebooting VME crate didn't help
    • All 8 channels are bad, but some appear to have effects on their neighbors?
  • Run 1666 - ADC 3 - a repaired board, previously tested in run 4642 in CH crate in November